

VISOKA ŠKOLA ELEKTROTEHNIKE I RAČUNARSTVA STRUKOVNIH
STUDIJA-VIŠER, BEOGRAD


STUDIJSKI PROGRAM: NOVE ENERGETSKE TEHNOLOGIJE

SPECIJALISTIČKE STUDIJE

PREDMET: UPRAVLJANJE ELEKTROENERGETSKIM PRETVARAČIMA



OSNOVNA KONTROLNA ELEKTRONSKA KOLA



Predmetni profesor: Dr Željko Desptović, dipl.el.inž


UVOD

Biće date osnovne predstave o radu osnovnih elektronskih sklopova koji se najčešće koriste u upravljačkim kolima elektroenergetskih pretvarača:


1. Komparatori
2. Bistabilna kola
3. Pojačavači (invertujući i neinvertujući)
4. Generatori naponske rampe, PI regulatori
5. CMOS invertori
6. Šmit trigeri
7. Flip-flopovi
8. Monostabilna i bistabilna kola
10. Analogni prekidači
11. Analogni množaci

KOMPARATORI

LM139/239/339




PIN out



simboli

PWM (Pulse Width Modulator) sa komparatorom




Širinsko impulsni modulator: Promenom jednosmernog nivoa u_0 dobija se promena koeficijenta radnog režima (duty-cycle) δ

ZCD (Zero Crossing Detector)/ Detektori prolaska napona kroz nultu vrednost




(a)


Bez galvanske izolacije




(b)

Sa galvanskom izolacjom






TIPIČNA PRIMENA: SINHRONIZACIJA SA MREŽOM




Izobličenja koja unosi punjenje kondenzatora C3 i C4, ne unose smetnje jer se punjenje ostvaruje u vršnim vrednostima napona sekundara TR1

POVEZIVANJE KOMPARATORA I LOGIČKIH KOLA



(a)


Povezivanje sa
TTL



(b)


Povezivanje sa CMOS

TIPIČNA PRIMENA DVA KOMPARATORA



$U=1$ ako je $S=0$ i $u_A > u_B$

BISTABILNO KOLO



Stabilna stanja:


$$v_O = L_+$$

$$v_+ = L_+ R_1 / (R_1 + R_2)$$

Mehanička analogija


$$v_O = L_-$$

$$v_+ = L_- R_1 / (R_1 + R_2)$$




PRENOSNA KARAKTERISTIKA BISTABILNOG KOLA

Početno stanje:




$$v_O = L_+$$
$$v_+ = L_+ R_1 / (R_1 + R_2)$$




Izlazni napon menja stanje sa L_+ na L_- kada
ulazni napon postane veći od vrednosti $(L_+) \cdot R_1 / (R_1 + R_2)$
Ova rednost se zove gornji prag ili V_{TH} (Threshold High)

Početno stanje:



$$v_O = L_-$$

$$v_+ = L_- R_1 / (R_1 + R_2)$$




Izlazni napon menja stanje sa L_- na L_+ kada ulazni napon postane manji od vrednosti $(L_-) \cdot R_1 / (R_1 + R_2)$.


Ova rednost se zove donji prag ili V_{TL} (Threshold Low)

KOLO DAKLE IMA HISTEREZIS

ČIJA JE ŠIRINA:





$$(V_{TH} - V_{TL})$$





PRENOSNA KARAKTERISTIKA
INVERTUJUĆEG BISTABILNOG KOLA

NEINVERTUJUĆE BISTABILNO KOLO




PRENOSNA FUNKCIJA

OPERACIONI POJAČAVAČ: DIL KUĆIŠTE, SIMBOLI



OSNOVNA POJAČAVAČKA KOLA




$$u_2 = - \frac{R_2}{R_1} u_1 + \frac{R_1 + R_2}{R_1} \cdot u_0$$

$$u_2 = - \frac{R_2}{R_1} \cdot u_1$$

$$u_2 = - u_1$$


INVERTUJUĆA POJAČAVAČKA KOLA

POJAČAVAČKA KOLA




$$U_2 = \frac{R_1 + R_2}{R_1} \cdot u_0$$

NEINVERTUJUĆI
POJAČAVAČ



$$u_{ref} = \frac{R_1 + R_2}{R_1} \cdot u_x$$

PRECIZNA REFERENCA




BAFERSKO KOLO

$$R_{in} = \infty$$


$$R_{out} = 0$$

$$u_1 = u_2$$

SABIRACI I ODUZIMAČI (kola za sabiranje i oduzimanje)




$$u = -(u_1 + u_2 + u_3)$$




$$u = -(u_1 + u_2) + (u_3 + u_4)$$

JEDNOSTAVA INTEGRATOR SA OPERACIONIM POJAČAVAČEM



$$u = \frac{1}{C} \int_0^t i \, d\tau = \frac{1}{C} it = \frac{U_0}{RC} \cdot t$$

DOBIJANJE LINEARNE RAMPE KORIŠĆENJEM STRUJNOG IZVORA



Ako je kolektorska struja tranzistora \$Q_1\$ relativno mala (\$<1\text{mA}\$) i ako je njegovo pojačanje relativno veliko (\$\beta>200\$) njegova bazna struja se može zanemariti u odnosu ostatak kola. Takođe ako je \$U_D=U_{BE}=0.6-0.7\text{V}\$ (realan slučaj) možemo na osnovu prethodno rečenog napisati da je napon na otporniku \$R_e\$ jednak:

$$U_{R_e} = \frac{V_{cc} - U_D}{R_1 + R_2} R_1$$


Jednosmerna (konstantna) struja strujnog generatora (kolektorska struja tranzistora \$Q_1\$) je jednaka:

$$I_c = \frac{U_{R_e}}{R_e}$$


LINEARNA RAMPA

$$u_c(t) = \frac{I_c}{C} \cdot t$$


PI regulator



El. Šema bez ograničenja izlaza




Prenosna funkcija
(uočiti ograničenje nivoa)




PI regulator sa implementiranim
ograničenjem

TIPIČNA PRIMEA INTERGRATORA U UPRAVLJAČKIM KOLIMA ENERGETSKIH PRETVARAČA: INTEGRACIJA SINHRONIZACIONOG NAPONA




(2) U_{COMP}




NAPON SINHRONIZOVAN
SA MREŽOM

(3) U_{INT}






IZLAZ
INTEGRATORA

CMOS invertor



el.kolo





simboli






CMOS logičko NI kolo

TABLICA ISTINITOSTI


A	B	C
0	0	1
0	1	1
1	0	1
1	1	0



ŠMIT TRIGER (INVERTOR)





SIMBOLI






RC kolom se ostvaruje kašnjenje

FLIP-FLOP



RS flip-flop




S	R	Q	Q'	
1	0	1	0	
0	0	1	0	(after $S = 1, R = 0$)
0	1	0	1	
0	0	0	1	(after $S = 0, R = 1$)
1	1	0	0	

LOGIČKO KOLO


TABLICA ISTINITOSTI

Princip rada CMOS MONOSTABILNOG KOLA



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Ekskluzivno ILI kolo i njegova tablica istinitosti





Predstavljeno monostabilno kolo uobičava impulse V_1 . Ovi impulsi su promenljive širine i recimo da su posledica poređenja referentnog signala i signala rampe (slajd 4)

Ulagano EX ILI kolo detektuje uzlaznu i silaznu ivicu signala V_1 i na izlazu daje signal V_3 čije je trajanje značajno kraće od širine Impulsa V_1 . Ovo trajanje je određeno vremenskom konstantom RC kola.



Korišćenjem "I" kola, odnosno formiranjem logičke funkcije $V_1 \cdot V_3$, dobija se signal V_4 koji ustvari predstavlja signal detekcije uzlazne ivice signala V_1 .

TAJMER NE555 (kao monostabilni multivibrator)



$$T = RC \ln 3 \approx 1.1RC$$

TAJMER NE555 (kao astabilni multivibrator)



$$v_C(t) = V_{CC} - (V_{CC} - V_{TL}) e^{-t/C(R_A+R_B)}$$


$$T_H = C(R_A + R_B) \ln 2 \approx 0.69C(R_A + R_B)$$

$$v_C = V_{TH} e^{-t/CR_B}$$



$$T_L = CR_B \ln 3 \approx 0.69CR_B$$

$$T = T_H + T_L = 0.69CR_B$$


$$D \equiv \frac{T_H}{T_H + T_L} = \frac{R_A + R_B}{R_A + 2R_B}$$



ANALOGNI PREKIDAČ




FET KAO ANALOGNI PREKIDAČ



Maximum voltage – U_{GS} = $-U_{GD} = 40$ V
Maximum gate current I_G = 50 mA
Maximum pinch-off voltage – U_p = 10 V
 $R_{DS} \leq 30 \Omega$ for $U_{GS} = 0$ and $I_D = 1$ mA
 $I_D = 50 - 150$ mA for $U_{DS} = 20$ V and $U_{GS} = 0$




Tipični parametri FET-a



za $A > B$: ON

za $A < B$: OFF


TIPIČNA PRIMENA ANALOGNOG PREKIDAČA: SAMPLE & HOLD kolo



analogni
prekidač


- Hold kondenzator drži napon čak i kada
- S_{sample} deluje kratkotrajno!!!
- Pražnjenje hold kondenzatora se ostvaruje sa S_{clear}

- Korišćenje analognog prekidača umesto mehaničkih.
- ANALOG SWITCH
(kontrolisan je naponom)



ANALOGNI MNOŽAČ


$$V_0 = \frac{x_1 y_1}{10} + z_2$$



(a)

SIMBOL

$$V_0 = \frac{1}{T} \int^T u_{k-s} i_k dt + \frac{1}{T} \int^T u_{t-s} i_t dt$$




(b)

ANALOGNI MNOŽAČ: TROFAZNO MERENJE SNAGE

OSNOVNA OPTIČKA KOLA ZA PRENOS SIGNALA


(a)






$U_F \leq 3 \text{ V}$ for $I_F = 20 \text{ mA}$

$I_F \leq \begin{cases} 35 \text{ mA}, & \text{continuously} \\ 1\text{A}, & \text{maximum} \end{cases}$

$U_R \leq 5 \text{ V}$





(b)



Transmiter (predajnik) sa LED i prijemnik sa foto diodom ili foto tranzistorom



Integrисана kola (sklop) za fazno upravljanje (upravljanje otsecanjem faze) npr. TCA 785



Primena	Opis
<ul style="list-style-type: none"> Fazno upravljanje ventilima u ispravljačkim sklopovima i pozicionerima. Moguć je trofazni pogon sa 3 integrisana kola. Može se koristiti kao nulta sklopka kod upravljanja paketom titraja. 	<ul style="list-style-type: none"> Dobijanje sinhronizacionog napona iz mrežnog napona. Izvor konstantne struje i puni C_{10} vremenski linearno Kada je $U_{10} > U_{11}$, onda se deblokiraju izlazni impulsi Q_1 i Q_2. Producenje trajanja impulsa preko C_{12}.

HVALA NA PAŽNJI!!!

PITANJA?



JANUAR 2014